Hey and Hello,
I would like to ask if someone out there would
participate in designing a high performance CAD-System
(GPL-Agreements) for the Electrical Engineering.
As a HW system designer on my job and as a Linux-FAN (at home),
it would be glad to bring a nice CAD-System to the Unix community.
The Following topics should be covered:
- A graphical capture system for the FPGA/ASIC modelling using
verilog (VHDL).
- The same graphical capture system for schematic entry, including
a netlist reader/writer for other tools.
- A spreadsheet application for the comp. database
- Netlist writer/controller for a spice 3f5 simulation engine.
e.t.c
- Some enhanced result and reporting facilities (waveform display/
Design
Rule Checker/ Report Generator ...
It would be glad to start with such a project over the internet
Anyone would have interest in ?
Have a nice Day ...
And take it easy ...
--
)|(
(o o)
/----------------------ooO-(_)-Ooo-------------------------------\
| |
|Marcus A.Meng |
| |
|ABB High Voltage ltd. Phone: +41 1 318 31 55 |
|Dept. ACE Phone: - |
|Affolterstrasse 52 Fax: +41 1 318 20 24 |
|8050 Zuerich-Oerlikon email: h01616@abbchvek.ch |
|Switzerland Europe |
| |
\----------------------------------------------------------------/
|| ||
ooO Ooo
_________________________________________________
To unsubscribe, send the message "unsubscribe" to
xforms-request@bob.usuf2.usuhs.mil or see
http://bob.usuf2.usuhs.mil/mailserv/xforms.html
Xforms Home Page: http://bragg.phys.uwm.edu/xforms
List Archive: http://bob.usuf2.usuhs.mil/mailserv/list-archives/xforms-archive/